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Dependence of Thin-Oxide Films Quality on Surface 
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Tadahiro Ohmi, Member, IEEE, Masayuki Miyashita, Mitsushi Itano, Takashi Imaoka, and Ichiroh Kawanabe 
Abstract-Effect of silicon surface microroughness on electri- 
cal properties of thin-oxide films such as breakdown electric 
field intensity (EBD) and time-dependent dielectric breakdown 
(Q,,) have been studied, where microroughnesses of silicon 
surface and silicon dioxide surface are evaluated by the scan- 
ning tunneling microscope (STM) and the atomic force micro- 
scope (AFM), respectively. An increase of surface microrough- 
ness has been confirmed to severely degrade the E,, and QB, 
characteristics of thin-oxide films having thickness of 8-10 nm 
and to simultaneously decrease channel electron mobility. An 
increase of surface microroughness has been demonstrated to 
mainly originate from wet chemical cleaning processing based 
on RCA cleaning concept, particularly the ammonium-hydro- 
gen peroxide cleaning step. In order to keep the surface mi- 
croroughness at an initial level, the content ratio of 
NH40H/HzOZ/H,O solution has been proved to be set at 
0.05 : 1 : 5 and the room-temperature DI water rinsing has been 
confirmed to he introduced right after the N H 4 0 H / H z 0 z / H z 0  
cleaning step in conventional RCA cleaning procedure. 
I. INTRODUCTION 
N MANUFACTURING processes of submicrometer I and deep-submicrometer ULSI’s, surface microstruc- 
ture and surface cleanliness of substrates are going to in- 
crease their significance as crucial for device performance 
and reliability [ 11, [2]. So far, substrate surface cleaning 
procedures have generally been carried out based on RCA 
cleaning concept [3], which has been confirmed to effec- 
tively eliminate substrate surface contaminations such as 
particulate, organic, and metallic materials [4]. On the 
other hand, a continuous decrease of device dimension is 
going to increase the importance of surface microrough- 
ness on device performance and reliability, where devices 
consist of very-thin-oxide films and very-shallow junc- 
tions. It has already been reported that the surface 
microroughness of substrates is mainly caused by an 
alkaline solution treatment such as NH40H in RCA clean- 
ing process and that the NH40H content in 
NH40H(28%) : H202(30%) :H 2 0  solution is recom- 
mended to be reduced to the mixing ratio of 0.25: I : 5 
from the conventional ratio of 1 : 1 : 5 to suppress the in- 
crease of surface microroughness, where the surface 
microroughness has been evaluated by optical random 
reflection [5]. 
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In this paper, the influence of surface microroughness 
on electrical characteristics of thin-oxide films such as 
breakdown electric field intensity (EBD),  charge to break- 
down (e,,), and channel electron mobility has been stud- 
ied, where the surface microroughness is varied through 
NH40H /H202 /H20(APM) cleaning procedure. 
The experimental procedure is described in Section 11, 
and experimental results are shown and discussed in Sec- 
tion 111. Conclusion are given in Section IV. 
11. EXPERIMENTAL 
Wafers used in these experiments are phosphorus (p)- 
doped n-type CZ (100) wafers with a resistivity of 8-12 
D cm and an average surface miocroroughness of 0.2 
nm, where native oxides are etched by an advanced buff- 
ered hydrogen fluoride with low NH4F concentration of 
17% and surfactants (advanced surface active BHF) for 1 
min in order to suppress further increase in surface mi- 
croroughness [6], [7]. Since surface microroughness is 
mainly varied by APM cleaning procedure in wet chem- 
ical processing, wafer surfaces are treated with APM so- 
lutions having various NH40H mixing ratios for 10 min 
at 85°C. At the final stage of wet chemical processing, 
wafers are rinsed in ultrapure water including dissolved 
oxygen of less than 0.6 ppm for 5 min and dried by ultra- 
clean N2 gas blow to prevent the growth of native oxides 
[8]-[ IO]. The surface microroughness before and after the 
cleaning procedure has been evaluated using scanning 
tunneling microscope (STM: SAM3 100, SEIKO Elec- 
tronic Inc .). Surface microroughness widely varies de- 
pending on NH40H mixing ratio in the APM solution and 
the succeeding ultrapure water rinsing procedure. Wafers 
having various surface microroughnesses are oxidized at 
900°C in ultra-clean dry oxygen ambient [ 1 13. Then, alu- 
minum films are deposited on these thermal oxide films to 
fabricate MOS diodes without field oxides for evaluation 
of their electrical characteristics. Surface microroughness 
of oxide films is evaluated by atomic force microscope 
(AFM: AS-0.5, Digital Instruments) and their thickness 
by ellipsometry. 
111. RESULTS A N D  DISCUSSION 
A .  Measurement of Surface Microroughness 
Scanning tunneling microscope (STM) has been widely 
used to investigate surface microstructure of conductive 
materials because of its high spatial resolution and its ca- 
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pability of nondestructive observation, where native ox- 
ides of conductive materials such as semiconductors must 
be eliminated before STM measurements. Thus native ox- 
ide removal procedure has a great significance for the 
STM evaluation. So far, diluted HF cleaning is very pop- 
ular to eliminate native oxides on silicon surfaces at the 
final stage of wet chemical processings. We have re- 
vealed, using XPS, that the native oxide is eliminated by 
diluted HF and advanced BHF. Diluted HF cleaning has 
been confirmed to give run-to-run fluctuations, particu- 
larly for fixed charge densities of thin-oxide films formed 
on n-type CZ wafer due to its poor wettability, as shown 
in Fig. 1, so that’native oxides are eliminated by using 
advanced BHF in this experiment resulting in run-to-run 
fluctuation-free oxidations, as shown in Fig. 1 [6], [7]. 
This remarkable difference mainly comes from the dif- 
ference of surface microroughness of n-type CZ wafers 
treated in different chemical solutions, as shown in Fig. 
2, where average surface microroughnesses (Ra) are il- 
lustrated for three different chemical cleaning procedures 
for 10 min such as diluted HF (0.5%), conventional BHF 
having NH4F concentration of 35-38 % , and advanced 
surface active BHF having NH4F concentration of 17% 
and surfactant. It is clearly seen in Fig. 2 that average 
surface microroughness and its fluctuation level become 
smallest in advanced surface active BHF cleaning. Here, 
the Ra means an average value of surface microroughness 
obtained by an average of 15 data. The influence of sur- 
face microroughness on fixed charge density is considered 
to come from an increase of imperfections in oxide films 
such as Si203, dangling bond, and void. 
Surface microroughness of oxide films has been con- 
firmed to reflect the substrate surface microroughness by 
an atomic force microscope (AFM) evaluation. Correla- 
tion of the surface microroughness of silicon and silicon 
dioxide of substrates having two different surface micro- 
roughness of 0.2 and 0.7 nm is shown in Fig. 3, where 
the thickness of oxide films is 5 nm. It is seen from Fig. 
3 that the surface microroughness of silicon dioxide is 
clearly seen to strictly depend on the surface microrough- 
ness of the substrate. 
- 
- 
- 
- 
B. Surface Microroughness by Wet Cleaning Processing 
Existence of surface microcontaminations such as par- 
ticulates, organic and metallic impurities, and native ox- 
ide has been demonstrated to degrade device performance 
and reliability, as well as production yield. Before start- 
ing the succeeding processing, then, these impurities are 
removed by wet chemical reactions such as oxidation, re- 
duction, or a combination process based on the RCA 
cleaning concept proposed by Kern in 1970 [3]. The RCA 
cleaning concept has not placed any importance on sur- 
face microroughness, because, at that time, the pattern 
dimension of devices was very large, at the level of 10 
pm with thick gate oxides in the order of hundreds of 
nanometers. In this study, at first, the surface micro- 
roughness is evaluated for typical cleaning solutions such 
h 
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Fig. 1 .  Run-to-run fluctuations of fixed charge densities for oxide films 
formed on n-type CZ substrate after diluted HF and advanced surface ac- 
tive BHF etching. 
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Fig. 2.  Relationship between surface microroughness of n-type CZ wafer 
and various etching solutions. where blank wafer means a wafer treated in 
advanced BHF for 1 min 
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Fig. 3. Correlation of the surface microroughness of Si and SiOz for two 
substrates with microroughness of 0.2 and 0.7 nm, where the surface mi- 
croroughness of Si and S i02  are evaluated by STM and AFM, respectively. 
as H2S04(98%)/H202 (30%), HC1(36%)/H24,  and 
NH,0H(28%)/H202 as shown in Figs. 4 and 5 .  Fig. 4 
shows the surface microroughness of silicon wafers treated 
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Fig. 5 .  Relationship of surthce inicroroughnes\ 01 C %  and F% water\ t o  
APM cleaning with i'ariou\ NH,OH mixing rs t ios .  
by H 2 S 0 4 :  H 2 0 2  in the ratio of 4 :  l(SPM) and 
HCl : H 2 0 2  : H 2 0  in the ratio of 1 : 1 : 6 (HPM). It  is rec- 
ognized from Fig. 4 that wet chemical procedures in SPM 
and HPM solutions scarcely influence the increase in sur- 
face microroughness. A small increase of surface micro- 
roughness in SPM cleaning mainly comes from its fourth 
time cyclic repetition of SPM and advanced surface active 
BHF cleaning. We next checked the dependence of sur- 
face microroughness of the CZ and FZ wafers on APM 
solutions as shown in Fig. 5 ,  where the NH,OH mixing 
ratio is changed from 1 : 1 : 5 to 0.05 : I : 5 at temperatures 
of 85°C. The surface microroughness of CZ wafer grad- 
ually increases with an increase of the NHJOH mixing 
ratio in APM solution. On the other hand, the surface mi- 
croroughness of FZ wafer dependence on NH,OH mixing 
ratio becomes less significant. It is seen from Fig. 5 that 
the surface microroughness and its fluctuation arc main- 
tained at the same level as that of initial wafers when the 
N H 4 0 H  mixing ratio is decreased down to 0.05 compared 
to the conventional ratio in APM solution. Typical STM 
images of wafers treated in APM solutions with a mixing 
ratio of 0.05 : 1 : 5 and 1 : 1 : 5 are shown in Fig. 6(a) and 
(b). CZ wafers have been shown to be very weak for al- 
( b )  
Fig. 6.  Tjpical STM image\ 01- \+ater  \urfaccs treated i n  APM cleaning 
w i t h  a iriixing ratio 01 0.05 : 1 : 5 ( a )  and I : I ..5(b). Measured arca i \  -1.5 X 
4,s 11111~. 
kaline solution cleaning to maintain their surface smooth- 
ness compared to FZ wafers, as shown in Fig. 5 .  From 
these results, surface microroughness in wet processing is 
considered to originate from nonuniform existence of a Si 
vacancy cluster in CZ substrates, where Si vacancy con- 
centration has been estimated to be higher in CZ wafers 
than that in FZ wafers from their growth mechanism. In- 
fluence of point defects such as Si vacancy on surface mi- 
croroughness in wet chemical processings will be de- 
scribed in detail in a forthcoming article [ 121. 
In Fig. 5 ,  it  has been demonstrated that the APM so- 
lution with a mixing ratio of 0.05 : l : 5 (improved APM) 
ex h i b i t s sur fac e - m i c ro ro u g h n e s s - free c I ean i n g c a pa b i I i t y . 
Then. the entire RCA cleaning process is evaluated by the 
introduction of improved APM solution. Fig. 7 shows 
surface microroughness of wafers treated by the entire 
RCA cleaning process with four different N H 4 0 H  mixing 
ratios in the APM solution. Even if the improved APM 
solution is introduced, an increase of surface microrough- 
ness is observed as shown in Fig. 7.  The result indicates 
that there exist other factors causing surface microrough- 
ness in cleaning processing in addition to the excess 
NH,OH mixing ratio in the APM solution. In order to 
make this problem clear. we have evaluated the influence 
of the succeeding step of APM cleaning on surface mi- 
croroughness. as shown in Fig. 8. where two succeeding 
steps 2 and 3 of the APM cleaning procedure are tested 
in addition to the conventional process 1 such as 
1 : N H , 0 H / H 2 0 2 / H 2 0  4 hot DI water -+ RT DI water 
2 :  N H 4 0 H / H 2 0 , / H 1 0  + 0.1 %HCI + hot DI water 
rinsing. 
rinsing. 
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Fig. 7 .  Surface microroughness of wafer treated in a complete RCA clean- 
ing process having four different NH40H mixing ratios in the APM 
solution. 
1 .o 
0.8 - 
E 
Y 
0.6 
m 
LT 
0.4 
0.2 
0 .o 
I I I I 
BLANK Hot DI 0.1% RT DI 
Water HCI Water 
1 2 3  
Various Rinsing Methods 
After NH,OH-H,O,-H,O Cleaning 
Fig. 8 .  Influence of succeeding steps of APM cleaning on surface micro- 
roughness, i . e . ,  1 :APM + hot DI water + RT DI water, 2 :APM + 
O.I%HCI + RT DI water, 3 :  APM + RT DI water + hot DI water. 
3 : NH40H/H202/H20 -, RT DI water rinsing + hot 
Here, the improved APM cleaning has been used. It is 
seen in Fig. 8 that the surface microroughness increases 
due to the conventional hot DI water rinsing procedure 
even if an improved APM cleaning process is used. Ac- 
cording to Fig. 8, the introduction of room-temperature 
(RT) pure water rinsing right after the APM cleaning has 
been confirmed to prevent an increase of surface micro- 
roughness while the diluted HCl cleaning is not enough 
to suppress an increase of surface microroughness. This 
comes from the fact that the NH40H is introduced to the 
succeeding hot DI water rinsing vessel by adsorbing on 
the wafer and the wafer cassette in the conventional wet 
chemical processing, resulting in changing the hot DI 
water to an alkaline solution with p H  = 8.0. The alkaline 
solution is well known to increase the surface micro- 
roughness particularly at high temperatures. Thus it has 
been shown that the surface smoothness of substrates can 
be maintained by introducing a combination of an im- 
DI water. 
' 16-' ' 0.05 ' 0.25 ' ; 
0 lo-' 10" 0.1 0.5 
Mixing Ratio ( X : 1 : 5 ) 
( NH40H : H202 : H20 ) 
Fig. 9. Particle removal efficiencies are plotted as a function of NH40H 
mixing ratio in APM cleaning for four different particles such as PSL, silica 
latex, particles from city water, and particles from outside air. 
proved APM cleaning process and a succeeding room- 
temperature DI water rinse, i.e., the advanced APM 
cleaning. 
A combination of room-temperature DI water rinsing 
and succeeding hot DI water rinsing just after the APM 
cleaning step has already been confirmed essential to 
completely eliminate particles, particularly organic par- 
ticles from wafer surfaces [ 131-[15]. 
C. Particulate and Metallic Impurity Removal 
Eficiencies 
So far, it has been demonstrated that the advanced APM 
cleaning maintains the surface smoothness of substrates. 
The APM cleaning is mainly used to remove particulates 
from wafer surface. Thus particulate removal efficiency 
of the APM cleaning is evaluated for various NH40H 
mixing ratios as shown in Fig. 9, where four different par- 
ticulates such as polystylene latex (PSL), silica latex, par- 
ticulates from city water, and particulates from outside air 
have been evaluated. These results clearly indicate that 
the particulate removal efficiency is optimized at the 
NH40H mixing ratio ranging from 0.05 to 0.10 compared 
to the conventional mixing ratio [13]-[15]. In an on-going 
study, we are looking for the reason why particulates from 
outside air are not almost completely removed by the APM 
solution with the conventional mixing ratio. 
Furthermore, the metallic contaminant removal capa- 
bility of the APM cleaning has been evaluated for typical 
metallic impurities such as Fe, Ni, and Cu by Total Re- 
flection X-Ray Fluorescence (TRXRF) (TREX6 10: Tech- 
nos Inc.) with a very small glancing angle such as 0.05", 
as shown in Fig. 10, where wafer surfaces have been con- 
taminated to the level of 1012-10'3 atoms/cm2 by dipping 
them into the DI water containing Fe, Ni, and Cu of 100 
ppb for 60 min. After 60-min dipping in the DI water, 
wafer surfaces are covered by native oxides [8]. The re- 
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maining surface metallic impurities on waters trcatcd i n  
the APM solution are almost identical 21s those of :I blanh 
sample, even if the NHjOH mixing ratio is \,aried from 
the conventional mixing ratio to 5 % .  The APM solution 
has been confirmed to be very etfective in  eliminating par- 
ticulates and metallic contaminants from wafer surticcs 
even when the NH,OH mixing ratio is decreased don n to 
5 % of the conventional ratio. 
D. Infruen cr of Su rjii ce Micr-oroiig h n (I.\ ,\ 01 i Ell( J ' I  r i c  ' ( 1  I 
Characteristics of Thiti-0.ritir Filins 
With reduction of minimum dimensions i n  ULSI dc- 
vices, the thickness of oxide films. such iis gate oxides 
ancl storage capacitor oxides. is going t o  decrease contin- 
uouslq.  s o  that the quality of \,ery-thin-oxide films must 
be inipro\ ed to guarantee de\,ice performance and reli- 
ability. a \  well as production yield. I n  this experiment, 
we have confirmed the existence of  a very close interre- 
lationship hctuecn the electrical characteristics of thin- 
oxide films, such as dielectric breakdown field intensity 
E,,, and charge to breakdown OH,) on the surface micro- 
roughness of the substrate. i.e.. SiLSiO, interface micro- 
roughness. 
At first. i t  is very important to note that the surface of 
oxide films severelq reflects the surface microroughness 
of substrates as shown i n  Fig. 1 l(a)-(d). Here. the sur- 
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face images of substrates and oxide films are obtained for 
two different samples with oxide films of 7.5-nm thick- 
ness by using AFM where one sample is treated in con- 
ventional APM solution,, as shown in Fig. 1 l(a) and (b), 
and the other in the advanced APM, Fig. l l (c )  and (d). 
The oxide film surface continuously reflects surface mi- 
croroughness of the substrate even if oxide thickness is 
increased up to hundreds of nanometers [16]. 
cm2 have been 
fabricated by evaporating aluminum films on oxide films 
having thickness of 9.8 and 8.2 nm for substrates with 
various surface microroughnesses. Breakdowns field in- 
tensity EBD is defined by the applied voltage giving a diode 
current of 1 X low4 A. Dielectric breakdown field inten- 
sity EBD has been confirmed to increase with a decrease 
of surface microroughness as shown in Fig. 12, with 
sharpening of its distribution as shown in Fig. 13, where 
the histogram of EBD distribution is illustrated for two 
samples with an average surface microroughness of 0.8 
nm in Fig. 13(a) and 0.2 nm in Fig. 13(b). Since these 
MOS diodes are fabricated without field oxides, electric 
field intensity tends to concentrate at the edge of the alu- 
minum electrode due to the fringing effect. Fig. 14 shows 
liquid crystal images of these MOS diodes, where hot 
spots appear along the electrode edge for a diode with an 
average surface roughness of 0.2 nm, as shown in Fig. 
14(b), while hot spots are widely distributed in the entire 
area of the aluminum electrode in the MOS diode with an 
average surface microroughness of 0.8 nm, as shown in 
Fig. 14(a). 
Next, the charge to breakdown QED has been evaluated 
at a field intensity of 9.5 MV/cm for these MOS diodes 
with an area of 1.60 X lop4  cm2, as shown in Fig. 15, 
where the breakdown is defined by the diode current in- 
creasing up to 1 X A. It is clearly seen from Fig. 
15 that the value of QED rapidly increases with a decrease 
of surface microroughness. The QED characteristics 
strictly relate to the reliability of ULSI devices having 
very-thin-oxide films. Results obtained in Figs. 14 and 15 
clearly indicate the importance of substrate surface 
smoothness in future advanced ULSI particularly for re- 
liability. 
With a reduction of device dimension, the thickness of 
the inversion layer is going to decrease due to an increase 
of impurity concentration in the substrates, so that the Si- 
Si02 interface microroughness has a strong influence on 
the channel mobility of carriers. Here, the influence of 
surface microroughness has been evaluated on electrical 
characteristics of n-MOS transistors with a substrate im- 
punty concentration of 4.5 x 10”/cm3, an oxide thick- 
ness of 10 nm, channel length (L) of 7 pm, gate width 
(W) of 100 pm, and junction depth of 1.0 pm. Fig. 16 
shows typical current-voltage characteristics for two tran- 
sistors with an average surface microroughness of 0.6 nm 
(dashed line) and of 0.3 nm (solid line), and where the 
threshold voltage is 0.88 V (dashed line) and 0.75 V (solid 
line). The surface microroughness is varied by the NH40H 
mixing ratio in the APM solution. It is clearly seen in Fig. 
MOS diodes with an area of I .6 x 
14 I I I I I 1 
12 - 
10 - 
8 -  
:tox-9.8nm 
A :tox-8.2nm 
6 
0.0 0.2 0.4 0.6 0.8 1.0 
R a  [nml 
Fig. 12. Dielectric breakdown field intensity (EsD) plotted as a function of 
average surface microroughness for two oxide films having a thickness of 
9 . 8  and 8.2 nm formed on n-type substrate. 
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(b) 
ctric breakdown histograms for oxide film c nm thick- 
ness having average surface microroughness Ra = 0.8 nm in (a) and oxide 
film of 9.7-nm thickness having average surface microroughness Ra = 0.2 
nm in (b). 
16 that the saturation current increases with a decrease of 
surface microroughness. The transconductance g, of the 
MOS transistor is demonstrated experimentally to im- 
prove by decreasing the Si-Si02 interface microrough- 
ness, resulting in an improvement of speed performance 
of ULSI where the propagation delay is approximately 
given by the ratio of load capacitor C, to transconduc- 
tance g,. The channel mobility of electrons in these MOS 
transistors has been calculated as a function of surface 
microroughness from these current-voltage characteris- 
tics at a drain voltage of 4 V, as shown in Fig. 17, where 
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Fig. 17. Relationhip of channel electron mobility ( p <  ) to Si-Si02 interface 
microroughness obtained in the current saturation region, where the chan- 
nel electron mobility normalized by the bulk electron mobility is also 
plotted. 
Fig. 15. Surface microroughness dependence of Qso (C/cm') under a 
constant fieldof 9.5 MV/cm. 
It has been experimentally demonstrated that the qual- 
ity of thin-oxide films is strictly governed by the surface 
microroughness of substrates where the surface micro- 
roughness has been evaluated by the scanning tunnel mi- 
croscope (STM) and the atomic force microscope (AFM). 
The surface microroughness of oxide films has been 
proven to strongly depend on the microroughness of their 
substrates. The electric breakdown field intensity E B D  and 
charge to breakdown Q B D  have been confirmed to increase 
with a decrease of surface microroughness with accom- 
panying improvement of their run-to-run uniformity, re- 
sulting in an improvement of device reliability and pro- 
duction yield. Moreover, the decrease of surface 
microroughness has been confirmed to increase the trans- 
1 
conductance of the MOS transistor due to an improvement 
ment of speed performance of ULSI. In order to maintain 
Fig. 16. Typical current-voltage characteristics for two MOS transistors 
with average surface microroughness of 0 . 6  nm (dashed line) and 0.3 nm 
(solid line). 
in Of carriers in an improve- 
an excellent surface smoothness, wet chemical cleaning 
processing has been improved by an introduction of a low 
N H ~ O H  mixing ratio in the cleaning 
process with a mixing ratio of 0.05 : 1 : 5 and following 
with a room-temperature DI water rinse right after the 
NH40H/H202 /H20  cleaning to prevent the introduction 
of the NH40H adsorbed to wafers and the wafer cassette 
The channel mobility of electrons has been confirmed to the hot DI water cleaning vessel. Initial surface 
smoothness has been demonstrated experimentally to be 
the channel mobility of electrons U, is derived by the cur- 
u"Oltage characteristic in the saturation region, i.e., 
(vG - vTH)2. cLcwc,x I D  = ___ 2L 
to increase from 170 cm2/V - s at an average surface 
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maintained at the same level by the introduction of these 
new wet chemical cleaning processes for CZ and FZ waf- 
ers. It is very important that the initial surfaces of the 
wafers are as smooth as possible. We have shown that the 
NH40H /H20,  / H 2 0  solution exhibits excellent particu- 
late and metallic impurity removal capability even if the 
NH40H mixing ratio is decreased down to 0.05 of the 
conventional ratio. 
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